

TOWNSEND AND TOWNSEND AND CREW LLP
ERIC P. JACOBS (State Bar No. 88413)
PETER H. GOLDSMITH (State Bar No. 91294)
ROBERT A. McFARLANE (State Bar No. 172650)
IGOR SHOIKET (State Bar No. 190066)
Two Embarcadero Center, 8th Floor
San Francisco, California 94111
Telephone: (415) 576-0200
Facsimile: (415) 576-0300
E-mail: epjacobs@townsend.com
phgoldsmith@townsend.com
ramcfarlane@townsend.com
ishoiket@townsend.com

Attorneys for Defendant and Counterclaimant
FAIRCHILD SEMICONDUCTOR CORPORATION

UNITED STATES DISTRICT COURT
FOR THE NORTHERN DISTRICT OF CALIFORNIA
SAN FRANCISCO DIVISION

ALPHA & OMEGA SEMICONDUCTOR,
INC., a California corporation; and
ALPHA & OMEGA SEMICONDUCTOR,
LTD., a Bermuda corporation,

Plaintiffs and Counterdefendants,

v.

FAIRCHILD SEMICONDUCTOR
CORP., a Delaware corporation,

Defendant and Counterclaimant.

AND RELATED COUNTERCLAIMS.

Case No. C 07-2638 JSW
(Consolidated with Case No. C 07-2664 JSW)

**DECLARATION OF DR. RICHARD A.
BLANCHARD IN SUPPORT OF
FAIRCHILD'S MOTION TO COMPEL
PRODUCTION OF DOCUMENTS**

Date: September 16, 2008
Time: 9:00 a.m.
Courtroom: Courtroom E, 15th Floor

Hon. Elizabeth D. Laporte

1 I, Dr. Richard A. Blanchard, declare as follows:

2 **Biography**

3 1. I have been retained as an expert regarding semiconductor technology by Defendant
4 and Counterclaimant Fairchild Semiconductor Corporation ("Fairchild"). This Declaration is
5 submitted in support of Fairchild's Motion to Compel Production of Documents ("Motion to
6 Compel"). I have personal knowledge of the matters stated herein and if called to testify as a witness,
7 I could and would competently testify thereto.


8 2. I received a BSEE degree in 1968 and an MSEE degree in 1970 from MIT, and a PhD
9 in Electrical Engineering from Stanford University in 1982. I was an Associate Professor, Assistant
10 Division Chairman of the Engineering & Technology Division at Foothill College from 1974 to 1978,
11 where among other things, I developed the curriculum for the Semiconductor Technology Program.

12 3. I have over 35 years of experience in the semiconductor and electronics industries. I
13 am an exclusive expert at the Silicon Valley Expert Witness Group, Inc. ("SVEWG") and have
14 extensive consulting experience since 1998 for SVEWG. Prior to working for SVEWG, I was
15 Principal Engineer and Division Manager of the Electrical/Electronic Division of Failure Analysis
16 (Exponent) Associates, Inc., from 1991 to 1998. As Division Manager, my duties included failure
17 analysis and reverse engineering of solid-state electronic components and circuits, failure analysis of
18 electric and electronic systems, subsystems, and components, and consulting with respect to Power
19 MOS and Smart Power Technologies. Prior to that, I was employed by IXYS Corporation from 1987-
20 1991, by Siliconix, Inc., from 1982-1987, by Supertex, Inc., from 1976-1982, by Cognition, Inc., from
21 1976 to 1978, by Foothill College from 1974-1978, as an independent consultant to the semiconductor
22 industry from 1974-1976 and by Fairchild Semiconductor from 1970-1974.

23 4. I have testified in court and in deposition on numerous occasions as an expert witness,
24 and I have served as a court-appointed special master. I have published several books and numerous
25 articles on semiconductor design and process development, as well as failure analysis. I hold more
26 than 130 U.S. patents on semiconductor technology. I am a member of the IEEE, the Electrostatic
27 Discharge Society, and the International Microcircuits and Packaging Society, and the Electron
28 Device Failure Analysis Society (EDFAS).

Fairchild Mo Patents

5. I am familiar with the Fairchild Mo patents, and have reviewed their specifications and claims.¹ The Fairchild Mo Patents relate to trench power MOSFETs. A power MOSFET device with a trench gate design includes one or more gates formed in trenches that are etched vertically into an underlying material. When a trench device is turned on by applying a voltage to the gate, current flows vertically through the channel that is formed adjacent to the vertical sides of the gate. A representative embodiment from the patents is set forth below:



('481 patent, Fig. 1B (annotated).) As shown in this drawing, the power MOSFET includes a substrate on which an epitaxial layer is formed. It further includes a doped well formed in the epitaxial layer, and a more heavily doped heavy body region formed in the well. Additionally, the power MOSFET includes trenches lined with a gate oxide layer and then filled with a conductive material (usually polysilicon) which form gate electrodes. Source regions are formed on each side of each trench.

6. The Fairchild Mo Patents claim a novel way of controlling the phenomenon of breakdown in the active area of power MOSFETs. Breakdown is an unwanted effect where current flows between the source and the drain even if no voltage is applied to the gate, i.e., the device is “on”

¹ In this declaration, the term "Fairchild Mo patents" refers to U.S. Patent Nos. 6,429,481 ("the '481 patent"), 6,521,497 ("the '497 patent"), 6,710,406 ("the '406 patent"), 6,828,195 ("the '195 patent"), and 7,148,111 ("the '111 patent").

1 when it should be “off.” Generally, current can only flow easily in one direction across a P-N junction
2 formed in a semiconductor device. This occurs when the P-N junction has voltage applied across it in
3 the forward direction. If, however, the polarity of the voltage is reversed across the junction, current
4 will not flow unless the voltage is increased to the point that current carriers are actually ripped from
5 their locations in the silicon. This generally unwanted effect is named “avalanche breakdown.” The
6 reverse voltage at which a power MOSFET will experience avalanche breakdown is referred to as its
7 “breakdown voltage.”

8 7. Power MOSFET designers go to great lengths to control breakdown because it can
9 irreversibly damage the device. The Fairchild Mo Patents address the important goal of avoiding
10 having the device go into breakdown near the fragile gate structure formed in the trenches. If
11 breakdown occurs near the gate, the thin gate oxide surrounding the gate electrode in the trench can be
12 damaged. The Fairchild Mo Patents claim a novel method and design for forming a heavy body
13 region in the well which serves to insure that breakdown current is spaced away from the trenches. If
14 the breakdown current is spaced away from the trenches, the device will have a much better chance of
15 surviving the breakdown event, a characteristic that is referred to as “ruggedness.” By enhancing
16 power MOSFET ruggedness, the Fairchild Mo Patents achieve an important goal of power MOSFET
17 design.

18 8. Each claim of the Fairchild Mo patents relates to the structure, operation, and/or
19 manufacturing of power MOSFET devices.

20 9. **Manufacturing:** Some claims relate to methods of making power MOSFET devices.
21 The '195 patent, for example, claims a method of manufacturing a trench power MOSFET device, and
22 includes the steps of "providing a semiconductor substrate," "forming a plurality of trenches,"
23 "forming a doped well," and "forming a heavy body." ('195 patent, claim 1). Similarly, claim 1 of the
24 '497 patent relates to a method of manufacturing power MOSFET devices and includes the steps of
25 "implanting a first dopant at a first energy level and dosage into the substrate, to form a doped well,"
26 implanting "a second dopant at a second energy and dosage to form a first doped portion of a heavy
27 body," and implanting "a third dopant at a third energy and dosage to form a second doped portion of
28 the heavy body." ('497 patent, claim 1). Other claims of the Fairchild Mo patents also relate to

manufacturing methods. (e.g., '195 patent, claims 2, 6-13, 21-22; '497 patent, claims 2-7, 11-13, 15-17; '111 patent, claims 29-35).

10. **Device Structure and Operation:** In addition to manufacturing, claims of the Fairchild Mo patents relate to the structure and operation of power MOSFET devices. The '481 patent, for example, claims a trench power MOSFET device that has the structural features of having "a semiconductor substrate," "a trench extending a predetermined depth into said semiconductor substrate," "a doped well," and "a doped heavy body." ('481 patent, claim 1). Additionally, this claim includes operational limitations requiring that the "transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor." (*Id.*). Other claims of the Fairchild Mo patents similarly include both structural and operational limitations. (e.g., '406 patent, claim 1). Additionally, some of the Fairchild Mo patents include method claims that have operational limitations. Claim 29 of the '111 patent, for example, claims a method requiring, among other things, the step of "adjusting a dopant profile of the plurality of heavy body regions so that peak electric field is moved away from a nearby trench" which results in "avalanche current that is substantially uniformly distributed." ('111 patent, claim 29). This claim therefore relates in part to the way in which the power MOSFET device operates during certain circumstances. Other method claims of the Fairchild Mo patents similarly include limitations relating to the operation of a device. (e.g., '195 patent, claim 22 ("adjusting a location of the abrupt junction relative to the depth of the well so that a transistor breakdown current is spaced away from the trench in the semiconductor"))).

Manufacturing Documents

11. In my 35 years of experience in the semiconductor and electronics industry, I have become familiar with the types of documents that are typically prepared and maintained by semiconductor companies relating to the manufacture of their devices.

12. Manufacturing documents describe in detail the method by which a semiconductor device is manufactured. These manufacturing documents include recipes, process flows, GDS files, wafer specifications, epitaxial layer specifications, and other documents needed to manufacture a semiconductor device. Recipes are important manufacturing documents as they contain parameters for each semiconductor manufacturing step and may include information such as temperature, time,

1 gas flows, and other parameters used for a particular manufacturing step. For an implant step, for
2 example, the recipe may describe the implant dopant type, implant dosage, and energy level for the
3 implant step. Process flows describe the sequence of steps of the manufacturing process, including the
4 order of deposition, etch, and implants steps used in the manufacture of devices. GDS files specify the
5 shape and location of clear and opaque regions on the masks used during photolithographic steps of
6 the manufacturing sequence to manufacture various layers of the device. Semiconductor
7 manufacturers typically use technology files or bias tables in connection with GDS files, which
8 correlate each process layer of the device with GDS layer information. Wafer and epitaxial layer
9 specifications describe the parameters and properties of the starting wafers used in the manufacture of
10 a semiconductor device.

11 13. In my experience in the semiconductor industry, the manufacturing documents
12 described above are standard documents used in the manufacture of semiconductor devices, including
13 power MOSFET devices. A person skilled in the art can use the above manufacturing documents to
14 understand how a device is made. These documents can therefore assist in evaluating whether the
15 manufacturing methods claimed in the Fairchild Mo patents are used during the manufacture of AOS's
16 products.

17 14. Additionally, given that the manufacturing documents described above provide details
18 concerning how devices are made, they can be used to evaluate the characteristics of the structures in a
19 finished device. They can also be used to develop simulations of the structural and electrical
20 properties of the devices. As explained below, the development of simulations require input
21 information concerning how the devices are made, including information concerning specific steps in
22 the manufacturing process. Such information is typically found in recipes. Accordingly, recipes can
23 be highly relevant to the simulation of power MOSFET devices.

24 **Simulation Documents**

25 15. I am familiar with the types of simulations that are typically performed in designing
26 semiconductor devices, including power MOSFET devices, and am familiar with the categories of
27 documents and information that are typically used and created in connection with such simulations.

28 16. In my experience, simulations are often used during the design and development of

1 semiconductor devices, including power MOSFET devices. Simulations involve using computer
2 software to model the structure and electrical behavior of devices. There are several types of
3 simulations. One type, known as process simulation, involves modeling the structure of a device.
4 Another type, known as device simulation, involves modeling the electrical behavior of a device
5 during its operation.

6 17. To perform simulations, one must input certain information into the simulation
7 program describing the device structure and how the device is manufactured. Such input information
8 is typically found in files referred to as coefficient files, input command files, mask files, structure
9 boundary files, and measured doping files.

10 18. Using the input information concerning a device, a simulation program develops a
11 simulation of the structural and operational features of a device. The output of the simulation may be
12 in the form of simulated electrical data, output files (structure, doping, and/or grid output files), or
13 other information. The output data may also include drawings of the device structure showing current
14 paths, electric field lines, or other information.

15 19. Given that simulations can be used to simulate (i.e., model or predict) the structure and
16 operation of devices, they can therefore assist in evaluating whether the structural and operational
17 features claimed in the Fairchild Mo patents are present in AOS's products.

18 **Device Structure Documents**

19 20. I am familiar with techniques commonly used in the semiconductor industry for
20 analyzing the structural features of semiconductor devices.

21 21. One technique commonly used to analyze semiconductor devices is secondary ion mass
22 spectrometry ("SIMS"). SIMS is a technique for the characterization of solid surfaces and thin films.
23 SIMS is often used to obtain a doping profile showing the concentration of a dopant as a function of
24 the depth of implantation into the silicon of different dopants, such as phosphorus, boron and arsenic,
25 that may be present in a cross-section of a semiconductor device. Fairchild cited SIMS data as
26 evidence of infringement in its preliminary infringement contentions for the Fairchild Mo patents.
27 (e.g., Fairchild's Preliminary Infringement Contentions, dated August 31, 2007, Fig. AO4410-5).

28 22. Another technique commonly used to analyze semiconductor devices is Scanning

1 Capacitance Microscopy ("SCM"). SCM can be used to determine the dopant profile at the exposed
2 surface of a device being analyzed. SCM is often used to obtain information regarding the
3 conductivity type (n-type or p-type) and the range of relative doping concentration at lateral and
4 vertical distances throughout a substrate of a cross-section of a semiconductor device. SCM gives
5 two-dimensional information regarding the dopant profile. Fairchild cited SCM images as evidence of
6 infringement in its preliminary infringement contentions for the Fairchild Mo patents. (e.g.,
7 Fairchild's Preliminary Infringement Contentions, dated August 31, 2007, Fig. AO4410-4).

8 23. Another technique commonly used to analyze semiconductor devices is Spreading
9 Resistance Profiling ("SRP"). SRP techniques can be used to determine the dopant profile at the
10 exposed surface of a device being analyzed. SRP is often used to obtain information regarding the
11 range of relative doping concentration at vertical distances across a region of a semiconductor device.
12 SRP gives one-dimensional information regarding the dopant profile.

13 24. Another technique commonly used to analyze semiconductor devices is Scanning
14 Electron Microscopy ("SEM"). SEM is a technique for high-resolution imaging of surfaces. SEM is
15 often used to determine structures by cross-sectioning the device and then using a staining technique.
16 Other techniques such as SIMS and SCM are often then used to obtain further information with
17 respect to the structures in the device. Fairchild cited SEM images as evidence of infringement in its
18 preliminary infringement contentions for the Fairchild Mo patents. (e.g., Fairchild's Preliminary
19 Infringement Contentions, dated August 31, 2007, Fig. AO4410-3).

20 25. In the semiconductor field, "in-line data" refers to quality assurance data typically
21 measured by a semiconductor manufacturer at various points during the manufacturing process to
22 verify that a given lot of devices has been properly manufactured up to that point in the manufacturing
23 process. In-line data can establish the structural features of the device (e.g., trench depth) at various
24 points in the manufacturing process, and is therefore useful in evaluating the features of a finished
25 device.

26 26. Documents that reflect the results of each of the techniques described above may show
27 the structural features of AOS's devices (including the shape and location of various regions in the
28 device, as well as the conductivity type and dopant concentration of such regions). Manufacturing

1 documents can therefore assist in evaluating whether the structural features claimed in the Fairchild
2 Mo patents are present in AOS's products.

3 **Device Operation Documents**

4 27. I am very familiar with techniques commonly used in the semiconductor industry for
5 evaluating the operational characteristics of semiconductor devices. For power MOSFET devices, the
6 data used for such evaluations include "electrical breakdown current-voltage characteristics data,"
7 "operational transistor current-voltage characteristics data," and "unclamped inductive switching
8 data."

9 28. The term "electrical breakdown current-voltage characteristics data" refers to the
10 measured current-voltage characteristics that are obtained when increasing voltage is applied to a
11 semiconductor device causing a large increase in current flow. Data of this type contains information
12 regarding the breakdown characteristics of a device.

13 29. The term "operational transistor current-voltage characteristics data" refers to the raw
14 data underlying standard current-voltage graphs published in typical product datasheets by
15 semiconductor manufacturers that shows the relationship between voltage and current at various
16 points in a device.

17 30. The term "unclamped inductive switching data" refers to data directed to understanding
18 how a device will react to a sudden significant increase in voltage which may cause a large current
19 flow in the device. This data can be used to evaluate the location of breakdown in a device.

20 31. Semiconductor manufacturers often publish datasheets for their devices that contain
21 charts, graphs and plots that provide information about the operating characteristics and performance
22 of the devices. (e.g., Datasheet for AOS's AO4410). The graphs, charts and plots in a datasheet are
23 typically created using raw data obtained by the manufacturer from one or more of the devices about
24 which the datasheet provides information. This data can be used to understand the structure and
25 operation of devices, including their breakdown characteristics.

26 32. The categories of documents described above, in combination with information
27 concerning device structure, can be used to evaluate the operational features of semiconductor
28 devices, including the characteristics of avalanche breakdown and avalanche current in the devices.

1 This information therefore can assist a person skilled in the art in evaluating whether the operational
2 features claimed in the Fairchild Mo patents are present in AOS's products.

3 ///

4 ///

5 ///

6 ///

7 ///

8 ///

9 ///

10 ///

11 ///

12 ///

13 ///

14 ///

15 ///

16 ///

17 ///

18 ///

19 ///

20 ///

21 ///

22 ///

23 ///

24 ///

25 ///


26 ///

27 ///

28 ///

1 I declare under penalty of perjury under the laws of the United States of America that the foregoing is
2 true and correct to the best of my knowledge and belief.

3
4 Executed this 12th day of August, 2008, in Mountain View, California.

5
6 

7 Richard A. Blanchard, Ph. D.

8 61455923
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28